EN
CNEN

CONTENT

Room 411, 803, 811, 812, Qiurui Buildi✘₽" ng, Minkang Road, Minzhi Strλ♦↓eet, Longhua District, Shenzhen
+86 755 821417655
Recruitment

Recruitment

Welcome to join us

Current location：Home > Recruitment > Talent Concept

Talent Concept

Transparent and equal employing methods, talent-based employing standards
To provide all-round growth platf♣σλ≈orm of communication, display, incubati&≥♦on and learning for all, we wil÷©★™l subvert the traditio§'€nal career growth patδφ'h and give more opportunities for sel©★φ'f-development.
Seize the day and night, gα∞α↑o all out, stay comm★¥itted, and become the person   you want to be.
*During the working day, it can be•®¥" delivered directly to our₩"♠₽ personnel mailbox, a☆→¶≤nd HR will check the res₩ ume and give a reply within theσ©λ next 24 hours.
Learn more
Talent Concept

Job Offers

Power distribution engineering desΩ♣©ign
Academic qualifications：Full-time ∏♥λ$undergraduate or above
Number of recruits：1
Work place：Xiashan Distr∏♥β​ict, Zhanjiang, Guangdong
Release time：2023-01-07
Professional：Computer≈‍λ, electronic information,‍★ electrical automation $¥and other related majors

Job Responsibilities:

1. Independently complete analog★₽λ↓ circuit modeling, sche✘'↓me design, circuit design, simu ×lation, sample verification and debuggi →λ±ng (ADC/DAC, IO, DC-DC, LDO and♠×÷$ other analog periphe>•₽rals);

job requirements:

1. Bachelor degree or above in electronσΩics related majors, microelectroni✘☆→cs major is preferred;
2. More than 3 years e®'÷•xperience in analog IC desiβεgn and testing;
3. Has design experi♣♥€¥ence in ADC/DAC, OP, Iφ★ ♠O, LDO, etc., successfully§• taped out and mass-​✘≤produced;
4. The R&D design is highly staδ¥ ←ndardized, and the module de©↕✘sign has good logical ∏✔✔₹analysis thinking an☆λ‍✘d problem analysis ability;
5. Familiar with SMIC, especially U€&£∞MC process;
6. Can guide Layout layout, product t'♠esting and Debug; ♦®
Power distribution engi∞" €neering design
Academic qualification​®s：Full-time undergraduate or ab≈☆ove
Number of recruits：1
Work place：Xiashan District,₽‍ Zhanjiang, Guangdong
Release time：2023-01-07
Professional：ComputeΩ↑β↓r, electronic information, ‍¥←÷electrical automation and ∏≠δαother related majors

Job Responsibilities:

1. Independently complet←✔× e analog circuit modelinα §g, scheme design, circuit design, sim€>ulation, sample verificat☆∏≈ion and debugging (ADC/DAC, IO, DC-φ ∏DC, LDO and other an‌♥☆alog peripherals);

job requirements:

1. Bachelor degree or&  above in electronics rela ≤±♣ted majors, microelectr αonics major is preferre↓$&σd;
2. More than 3 years experience inφ☆£ analog IC design and tes←☆÷ting;
3. Has design experience in ADC/DAφ™$C, OP, IO, LDO, etc., successfully ≤β"'taped out and mass-produced;
4. The R&D design i>✘φ→s highly standardized, and the m★↕←odule design has good logi•$♣cal analysis thinking and problem★≈≠₽ analysis ability;
5. Familiar with SMIC, especially U"↔Ω¥MC process;
6. Can guide Layout la↓πyout, product testing and Debug; $₩
Apply for a job
Power distribution engine✔>φ≠ering design
Learn more
Academic qualifications：Full-φ♠¶∑time undergraduate or abov≈​<λe
Number of recruits：1
Work place：Xiashan Distric∏≥↕t, Zhanjiang, Guangdong
Release time：2023-01-07
Professional：Computer, ‍ ★electronic information, ∞​♠₹electrical automation and ot₹£↓her related majors

Job Responsibilities:

1. Independently comp✘→"lete analog circuit modelin>≠≠×g, scheme design, circuit desλ✘ign, simulation, sample verifica¥∞tion and debugging (ADC/DAC, IO, D€↑C-DC, LDO and other anal€↑og peripherals);

job requirements:

1. Bachelor degree or above δ±↑→in electronics related m∑∏★ajors, microelectronics majoδ ®πr is preferred;
2. More than 3 years experience★©& in analog IC design a↔δφnd testing;
3. Has design experience inγ±↑' ADC/DAC, OP, IO, LDO, etc., s<↓•↓uccessfully taped out and mass-producedδ↑‍₹;
4. The R&D design is hig×↕hly standardized, an≈$♠↓d the module design has good logical anΩ₩♠ alysis thinking and problem analysis < ability;
5. Familiar with SMIC, especiallyε♥₽ UMC process;
6. Can guide Layout layout, product te​≠§sting and Debug;
Power distribution engineeri☆<↕ng design
Academic qualifications：Full-time >>↕undergraduate or above
Number of recruits：1
Work place：Xiashan Di✘÷​strict, Zhanjiang, Guaε↕↕αngdong
Release time：2023-01-07
Professional：Computer, electron↕¶Ω↕ic information, electrical automa₹‍φ≠tion and other related majo♠'rs

Job Responsibilities:

1. Independently complete↑Ω analog circuit modeling, scheme desi<✘§gn, circuit design, simul✔ $ation, sample verifi≥σ★✔cation and debugging (A↑​DC/DAC, IO, DC-DC, LDO and other >♥analog peripherals);

job requirements:

1. Bachelor degree or above in electron$♠₽∞ics related majors, micro"$§♣electronics major is preferred¥≈<;
2. More than 3 years experie∑™¶≤nce in analog IC design and te×£sting;
3. Has design experience in ADC/"<DAC, OP, IO, LDO, etc.♠∑, successfully taped out a≈×λδnd mass-produced;
4. The R&D design is highly st÷ andardized, and the module design has  ≤good logical analysis thinking÷φ and problem analysis ability;₽™®★
5. Familiar with SMIC, especial♦©♠ly UMC process;
6. Can guide Layout l☆β→ayout, product testing and Debug; ε£
Apply for a job